Paper Submission: Papers should present original research and industrial results not published or submitted for publication in other forums. Electronic submission in PDF format to the http://www.vlsi-soc.com website is required. The proceedings will be published by IEEE and available through IEEE Xplore.

A selection of the conference best papers will be invited to submit an extended version to be included as chapters of a book to be published by Springer.

Paper Format: Papers should not exceed 6 pages (single-spaced, 2 columns, 10pt font). Submissions should be in camera-ready, following the IEEE proceedings specifications located at: http://www.ieee.org/web/publications/pubservices/confpub/AuthorTools/conferenceTemplates.html

Paper Publication and Presenter Registration: Papers will be accepted for regular or poster presentation at the conference. Every accepted paper MUST have at least one author registered at the conference by the time the camera-ready paper is submitted; the author is also expected to attend the conference and present the paper. A limited number of travel grants are available to needy PhD students. Please see the web site for more information.

Topics of interest include but are not limited to:
- Analog and Mixed-Signal IC Design
- 3-D Integration
- Physical Design
- SoC Design for Variability, Reliability, Fault Tolerance and Test
- New Devices, MEMS, and Microsystems
- Digital Signal Processing and Image Processing SoC Design
- Prototyping, Validation, Verification, Modelling, and Simulation
- Embedded Systems and Processors, Hardware/Software Codesign
- Processor Architectures and Multicore SoCs
- Logic and High-Level Synthesis
- Low-Power and Thermal-aware Design
- Reconfigurable SoC Systems for Energy and Reliability
- Dependable SoCs
- SoC in the Dark Silicon Era
- Green Computing Systems
- Low Energy Secure Systems
- Circuits and Systems for Micro-sensing Applications

VLSI-SoC 2019 is the 27th in a series of international conferences sponsored by IFIP TC 10 Working Group 10.5, IEEE CEDA and IEEE CASS, which explores the state-of-the-art in the areas that surround Very Large Scale Integration (VLSI) and System-on-Chip (SoC). Previous conferences have taken place in Edinburgh, Trondheim, Tokyo, Vancouver, Munich, Grenoble, Gramado, Lisbon, Montpellier, Darmstadt, Perth, Nice, Atlanta, Rhodes, Florianópolis, Madrid, Hong Kong, Santa Cruz, Istanbul, Playa del Carmen, Daejeon, Tallinn, Abu Dhabi, and Verona. The purpose of VLSI-SoC is to provide a forum to exchange ideas and showcase research as well industrial results in EDA, design methodology, test, design, verification, devices, process, systems issues and application domains of VLSI and SoC.